Power Systems-On-Chip

Power Systems-On-Chip

Author: Bruno Allard

Publisher: John Wiley & Sons

Published: 2016-11-22

Total Pages: 346

ISBN-13: 1119377684

DOWNLOAD EBOOK

The book gathers the major issues involved in the practical design of Power Management solutions in wireless products as Internet-of-things. Presentation is not about state-of-the-art but about appropriation of validated recent technologies by practicing engineers. The book delivers insights on major trade-offs and a presentation of examples as a cookbook. The content is segmented in chapters to make access easier for the lay-person.


System on Chip Interfaces for Low Power Design

System on Chip Interfaces for Low Power Design

Author: Sanjeeb Mishra

Publisher: Morgan Kaufmann

Published: 2015-11-17

Total Pages: 410

ISBN-13: 0128017902

DOWNLOAD EBOOK

System on Chip Interfaces for Low Power Design provides a top-down understanding of interfaces available to SoC developers, not only the underlying protocols and architecture of each, but also how they interact and the tradeoffs involved. The book offers a common context to help understand the variety of available interfaces and make sense of technology from different vendors aligned with multiple standards. With particular emphasis on power as a factor, the authors explain how each interface performs in various usage scenarios and discuss their advantages and disadvantages. Readers learn to make educated decisions on what interfaces to use when designing systems and gain insight for innovating new/custom interfaces for a subsystem and their potential impact. - Provides a top-down guide to SoC interfaces for memory, multimedia, sensors, display, and communication - Explores the underlying protocols and architecture of each interface with multiple examples - Guides through competing standards and explains how different interfaces might interact or interfere with each other - Explains challenges in system design, validation, debugging and their impact on development


Low-Power NoC for High-Performance SoC Design

Low-Power NoC for High-Performance SoC Design

Author: Hoi-Jun Yoo

Publisher: CRC Press

Published: 2018-10-08

Total Pages: 304

ISBN-13: 1420051733

DOWNLOAD EBOOK

Chip Design and Implementation from a Practical Viewpoint Focusing on chip implementation, Low-Power NoC for High-Performance SoC Design provides practical knowledge and real examples of how to use network on chip (NoC) in the design of system on chip (SoC). It discusses many architectural and theoretical studies on NoCs, including design methodology, topology exploration, quality-of-service guarantee, low-power design, and implementation trials. The Steps to Implement NoC The book covers the full spectrum of the subject, from theory to actual chip design using NoC. Employing the Unified Modeling Language (UML) throughout, it presents complicated concepts, such as models of computation and communication–computation partitioning, in a manner accessible to laypeople. The authors provide guidelines on how to simplify complex networking theory to design a working chip. In addition, they explore the novel NoC techniques and implementations of the Basic On-Chip Network (BONE) project. Examples of real-time decisions, circuit-level design, systems, and chips give the material a real-world context. Low-Power NoC and Its Application to SoC Design Emphasizing the application of NoC to SoC design, this book shows how to build the complicated interconnections on SoC while keeping a low power consumption.


Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip

Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip

Author: Pascal Meinerzhagen

Publisher: Springer

Published: 2017-07-06

Total Pages: 151

ISBN-13: 3319604023

DOWNLOAD EBOOK

This book pioneers the field of gain-cell embedded DRAM (GC-eDRAM) design for low-power VLSI systems-on-chip (SoCs). Novel GC-eDRAMs are specifically designed and optimized for a range of low-power VLSI SoCs, ranging from ultra-low power to power-aware high-performance applications. After a detailed review of prior-art GC-eDRAMs, an analytical retention time distribution model is introduced and validated by silicon measurements, which is key for low-power GC-eDRAM design. The book then investigates supply voltage scaling and near-threshold voltage (NTV) operation of a conventional gain cell (GC), before presenting novel GC circuit and assist techniques for NTV operation, including a 3-transistor full transmission-gate write port, reverse body biasing (RBB), and a replica technique for optimum refresh timing. Next, conventional GC bitcells are evaluated under aggressive technology and voltage scaling (down to the subthreshold domain), before novel bitcells for aggressively scaled CMOS nodes and soft-error tolerance as presented, including a 4-transistor GC with partial internal feedback and a 4-transistor GC with built-in redundancy.


Low-Power Processors and Systems on Chips

Low-Power Processors and Systems on Chips

Author: Christian Piguet

Publisher: CRC Press

Published: 2018-10-03

Total Pages: 424

ISBN-13: 1351836471

DOWNLOAD EBOOK

The power consumption of microprocessors is one of the most important challenges of high-performance chips and portable devices. In chapters drawn from Piguet's recently published Low-Power Electronics Design, this volume addresses the design of low-power microprocessors in deep submicron technologies. It provides a focused reference for specialists involved in systems-on-chips, from low-power microprocessors to DSP cores, reconfigurable processors, memories, ad-hoc networks, and embedded software. Low-Power Processors and Systems on Chips is organized into three broad sections for convenient access. The first section examines the design of digital signal processors for embedded applications and techniques for reducing dynamic and static power at the electrical and system levels. The second part describes several aspects of low-power systems on chips, including hardware and embedded software aspects, efficient data storage, networks-on-chips, and applications such as routing strategies in wireless RF sensing and actuating devices. The final section discusses embedded software issues, including details on compilers, retargetable compilers, and coverification tools. Providing detailed examinations contributed by leading experts, Low-Power Processors and Systems on Chips supplies authoritative information on how to maintain high performance while lowering power consumption in modern processors and SoCs. It is a must-read for anyone designing modern computers or embedded systems.


Power Distribution Networks with On-Chip Decoupling Capacitors

Power Distribution Networks with On-Chip Decoupling Capacitors

Author: Mikhail Popovich

Publisher: Springer Science & Business Media

Published: 2007-10-08

Total Pages: 532

ISBN-13: 0387716017

DOWNLOAD EBOOK

This book provides insight into the behavior and design of power distribution systems for high speed, high complexity integrated circuits. Also presented are criteria for estimating minimum required on-chip decoupling capacitance. Techniques and algorithms for computer-aided design of on-chip power distribution networks are also described; however, the emphasis is on developing circuit intuition and understanding the principles that govern the design and operation of power distribution systems.


System-on-Chip for Real-Time Applications

System-on-Chip for Real-Time Applications

Author: Wael Badawy

Publisher: Springer Science & Business Media

Published: 2012-12-06

Total Pages: 464

ISBN-13: 1461503515

DOWNLOAD EBOOK

System-on-Chip for Real-Time Applications will be of interest to engineers, both in industry and academia, working in the area of SoC VLSI design and application. It will also be useful to graduate and undergraduate students in electrical and computer engineering and computer science. A selected set of papers from the 2nd International Workshop on Real-Time Applications were used to form the basis of this book. It is organized into the following chapters: -Introduction; -Design Reuse; -Modeling; -Architecture; -Design Techniques; -Memory; -Circuits; -Low Power; -Interconnect and Technology; -MEMS. System-on-Chip for Real-Time Applications contains many signal processing applications and will be of particular interest to those working in that community.


On-Chip Communication Architectures

On-Chip Communication Architectures

Author: Sudeep Pasricha

Publisher: Morgan Kaufmann

Published: 2010-07-28

Total Pages: 541

ISBN-13: 0080558283

DOWNLOAD EBOOK

Over the past decade, system-on-chip (SoC) designs have evolved to address the ever increasing complexity of applications, fueled by the era of digital convergence. Improvements in process technology have effectively shrunk board-level components so they can be integrated on a single chip. New on-chip communication architectures have been designed to support all inter-component communication in a SoC design. These communication architecture fabrics have a critical impact on the power consumption, performance, cost and design cycle time of modern SoC designs. As application complexity strains the communication backbone of SoC designs, academic and industrial R&D efforts and dollars are increasingly focused on communication architecture design. On-Chip Communication Architecures is a comprehensive reference on concepts, research and trends in on-chip communication architecture design. It will provide readers with a comprehensive survey, not available elsewhere, of all current standards for on-chip communication architectures. - A definitive guide to on-chip communication architectures, explaining key concepts, surveying research efforts and predicting future trends - Detailed analysis of all popular standards for on-chip communication architectures - Comprehensive survey of all research on communication architectures, covering a wide range of topics relevant to this area, spanning the past several years, and up to date with the most current research efforts - Future trends that with have a significant impact on research and design of communication architectures over the next several years


Handbook of Research on Power and Energy System Optimization

Handbook of Research on Power and Energy System Optimization

Author: Kumar, Pawan

Publisher: IGI Global

Published: 2018-03-16

Total Pages: 777

ISBN-13: 1522539360

DOWNLOAD EBOOK

In recent years, the development of advanced structures for providing sustainable energy has been a topic at the forefront of public and political conversation. Many are looking for advancements on pre-existing sources and new and viable energy options to maintain a modern lifestyle. The Handbook of Research on Power and Energy System Optimization is a critical scholarly resource that examines the usage of energy in relation to the perceived standard of living within a country and explores the importance of energy structure augmentation. Featuring coverage on a wide range of topics including energy management, micro-grid, and distribution generation, this publication is targeted towards researchers, academicians, and students seeking relevant research on the augmentation of current energy structures to support existing standards of living.


MULTICORE SYSTEMS ON-CHIP

MULTICORE SYSTEMS ON-CHIP

Author: Ben Abadallah Abderazek

Publisher: Springer Science & Business Media

Published: 2010-08-01

Total Pages: 196

ISBN-13: 9491216333

DOWNLOAD EBOOK

Conventional on-chip communication design mostly use ad-hoc approaches that fail to meet the challenges posed by the next-generation MultiCore Systems on-chip (MCSoC) designs. These major challenges include wiring delay, predictability, diverse interconnection architectures, and power dissipation. A Network-on-Chip (NoC) paradigm is emerging as the solution for the problems of interconnecting dozens of cores into a single system on-chip. However, there are many problems associated with the design of such systems. These problems arise from non-scalable global wire delays, failure to achieve global synchronization, and difficulties associated with non-scalable bus-based functional interconnects. The book consists of three parts, with each part being subdivided into four chapters. The first part deals with design and methodology issues. The architectures used in conventional methods of MCSoCs design and custom multiprocessor architectures are not flexible enough to meet the requirements of different application domains and not scalable enough to meet different computation needs and different complexities of various applications. Several chapters of the first part will emphasize on the design techniques and methodologies. The second part covers the most critical part of MCSoCs design — the interconnections. One approach to addressing the design methodologies is to adopt the so-called reusability feature to boost design productivity. In the past years, the primitive design units evolved from transistors to gates, finite state machines, and processor cores. The network-on-chip paradigm offers this attractive property for the future and will be able to close the productivity gap. The last part of this book delves into MCSoCs validations and optimizations. A more qualitative approach of system validation is based on the use of formal techniques for hardware design. The main advantage of formal methods is the possibility to prove the validity of essential design requirements. As formal languages have a mathematical foundation, it is possible to formally extract and verify these desired properties of the complete abstract state space. Online testing techniques for identifying faults that can lead to system failure are also surveyed. Emphasis is given to analytical redundancy-based techniques that have been developed for fault detection and isolation in the automatic control area.