Proceedings of First International Conference on Computational Electronics for Wireless Communications
Proceedings of First International Conference on Computational Electronics for Wireless Communications

Author: Sanyog Rawat

Publisher: Springer Nature

Published: 2022-01-03

Total Pages: 679

ISBN-13: 9811662460

DOWNLOAD EBOOK

This book includes high-quality papers presented at Proceedings of First International Conference on Computational Electronics for Wireless Communications (ICCWC 2021), held at National Institute of Technology, Kurukshetra, Haryana, India, during June 11–12, 2021. The book presents original research work of academics and industry professionals to exchange their knowledge of the state-of-the-art research and development in computational electronics with an emphasis on wireless communications. The topics covered in the book are radio frequency and microwave, signal processing, microelectronics and wireless networks.

Inventive Computation and Information Technologies
Inventive Computation and Information Technologies

Author: S. Smys

Publisher: Springer

Published: 2022-01-19

Total Pages: 0

ISBN-13: 9789811667220

DOWNLOAD EBOOK

This book is a collection of best selected papers presented at the International Conference on Inventive Computation and Information Technologies (ICICIT 2021), organized during 12–13 August 2021. The book includes papers in the research area of information sciences and communication engineering. The book presents novel and innovative research results in theory, methodology and applications of communication engineering and information technologies.

Circuits and Systems for Wireless Communications
Circuits and Systems for Wireless Communications

Author: Markus Helfenstein

Publisher: Springer Science & Business Media

Published: 2007-05-08

Total Pages: 381

ISBN-13: 0306473038

DOWNLOAD EBOOK

Part I: RF System Integration. 1. RF System Integration; C. Toumazou. 2. RF System Board Level Integration for Mobile Phones; G.J. Aspin. 3. Integration of RF Systems on a Chip; P.J. Mole. 4. Towards the Full Integration of Wireless Front-End Circuits; M. Steyaert. 5. GSM Transceiver Front-End Circuits in 0.25 mum CMOS; Q. Huang, et al. Part II: RF Front-End Circuits. 6. RF Front-End Circuits; Q. Huang. 7. Phase-Noise-to-Carrier Ratio in LC Oscillators; Q. Huang. 8. Design Study of a 900 MHz/1.8 GHz CMOS Transceiver for Dual-Band Applications; B. Razavi. 9. Integrated Wireless Transc.

High-Performance VLSI Signal Processing Innovative Architectures and Algorithms, Algorithms and Architectures
High-Performance VLSI Signal Processing Innovative Architectures and Algorithms, Algorithms and Architectures

Author: K. J. Ray Liu

Publisher: Wiley-IEEE Press

Published: 1998

Total Pages: 702

ISBN-13:

DOWNLOAD EBOOK

Electrical Engineering/Signal Processing High—Performance VLSI Signal Processing Innovative Architectures and Algorithms Volume 1 Algorithms and Architectures The first volume in a two-volume set, High-Performance VLSI Signal Processing: Innovative Architectures and Algorithms brings together the most innovative papers in the field, focused introductory material, and extensive references. The editors present timely coverage of algorithm and design methodologies with an emphasis on today’s rapidly-evolving high-speed architectures for VLSI implementations. These volumes will serve as vital resources for engineers who want a comprehensive knowledge of the extremely interdisciplinary field of high-performance VLSI processing. The editors provide a practical understanding of the merits of total system design through an insightful, synergistic presentation of methodology, architecture, and infrastructure. Each volume features: Major papers that span the wide range of research areas in the field Chapter introductions, including historical perspectives Numerous applications-oriented design examples Coverage of current and future technological trends Thorough treatment of high-speed architectures

VLSI Architectures for Modern Error-Correcting Codes
VLSI Architectures for Modern Error-Correcting Codes

Author: Xinmiao Zhang

Publisher: CRC Press

Published: 2017-12-19

Total Pages: 387

ISBN-13: 1351831224

DOWNLOAD EBOOK

Error-correcting codes are ubiquitous. They are adopted in almost every modern digital communication and storage system, such as wireless communications, optical communications, Flash memories, computer hard drives, sensor networks, and deep-space probing. New-generation and emerging applications demand codes with better error-correcting capability. On the other hand, the design and implementation of those high-gain error-correcting codes pose many challenges. They usually involve complex mathematical computations, and mapping them directly to hardware often leads to very high complexity. VLSI Architectures for Modern Error-Correcting Codes serves as a bridge connecting advancements in coding theory to practical hardware implementations. Instead of focusing on circuit-level design techniques, the book highlights integrated algorithmic and architectural transformations that lead to great improvements on throughput, silicon area requirement, and/or power consumption in the hardware implementation. The goal of this book is to provide a comprehensive and systematic review of available techniques and architectures, so that they can be easily followed by system and hardware designers to develop en/decoder implementations that meet error-correcting performance and cost requirements. This book can be also used as a reference for graduate-level courses on VLSI design and error-correcting coding. Particular emphases are placed on hard- and soft-decision Reed-Solomon (RS) and Bose-Chaudhuri-Hocquenghem (BCH) codes, and binary and non-binary low-density parity-check (LDPC) codes. These codes are among the best candidates for modern and emerging applications due to their good error-correcting performance and lower implementation complexity compared to other codes. To help explain the computations and en/decoder architectures, many examples and case studies are included. More importantly, discussions are provided on the advantages and drawbacks of different implementation approaches and architectures.

Massive MIMO Detection Algorithm and VLSI Architecture
Massive MIMO Detection Algorithm and VLSI Architecture

Author: Leibo Liu

Publisher: Springer

Published: 2019-02-20

Total Pages: 348

ISBN-13: 9811363625

DOWNLOAD EBOOK

This book introduces readers to a reconfigurable chip architecture for future wireless communication systems, such as 5G and beyond. The proposed architecture perfectly meets the demands for future mobile communication solutions to support different standards, algorithms, and antenna sizes, and to accommodate the evolution of standards and algorithms. It employs massive MIMO detection algorithms, which combine the advantages of low complexity and high parallelism, and can fully meet the requirements for detection accuracy. Further, the architecture is implemented using ASIC, which offers high energy efficiency, high area efficiency and low detection error. After introducing massive MIMO detection algorithms and circuit architectures, the book describes the ASIC implementation for verifying the massive MIMO detection. In turn, it provides detailed information on the proposed reconfigurable architecture: the data path and configuration path for massive MIMO detection algorithms, including the processing unit, interconnections, storage mechanism, configuration information format, and configuration method.